Note For this example, XST will infer SRL16E_1. Signal tmp: std_logic_vector(7 downto 0) įollowing is the Verilog code for an 8-bit shift-left register with a positive-edge clock, serial in, and serial out.Įndmodule 8-bit Shift-Left Register with Negative-Edge Clock, Clock Enable, Serial In, and Serial Out The following figure shows the pin layout of SRL16E.įollowing is the VHDL code for an 8-bit shift-left register with a positive-edge clock, serial in, and serial out. Both are available with or without a clock enable. Ĭonsult the VHDL/Verilog language reference manuals for more information.īefore writing Shift Register behavior it is important to recall that Virtex, Virtex-E, Virtex-II, and Virtex-II Pro have specific hardware resources to implement Shift Registers: SRL16 for Virtex and Virtex-E, and SRLC16 for Virtex-II and Virtex-II Pro.
0 Comments
Leave a Reply. |